INTRODUCTION
============

Two-dimensional (2D) semiconductors are gaining considerable attention far beyond silicon electronics because of their ultrathin bodies and high carrier mobility ([@R1], [@R2]). Recently, the discovery of the excellent electronic performance of black phosphorus (BP) transistors has stimulated widespread research interest. Experiments have shown that the BP field-effect transistors (FETs) exhibit ambipolar behavior with on/off ratio up to 10^6^ and mobility up to \~1000 cm^2^/V·s ([@R3]). Meanwhile, the direct bandgap of BP varies from 0.3 eV (bulk) to 2.0 eV (monolayer), making it suitable for applications in optoelectronics, especially in the infrared regime ([@R4]). Since 2014, many efforts have been made on the 2D BP films with regard to logic and optoelectronic applications ([@R5], [@R6]); high-performance BP devices under high electric field are still lacking. One issue is the formation of Schottky barriers at the interface between BP and metal contacts, resulting in relatively large contact resistance (*R*~c~) that severely limits the device performance especially in short-channel regime ([@R7], [@R8]). Most previous works focus on high work function metal or chemical doping to enhance the hole injection and decrease the *R*~c~ ([@R5], [@R9]). However, typical contact resistance values resulting from these methods are still around 1 kilohm·μm, and the drive current of these devices is limited in the range of 0.2 to 0.7 mA/μm. As a result, effective doping approach for high-performance BP transistors is still lacking. In addition, it has been well known that the impurities and the dielectric environment play important roles in the electrical and optical properties of the sensitive BP materials ([@R10]). So far, most studies focus on BP devices with thick thermally oxidized SiO~2~ as back-gated dielectrics, which typically yield unsatisfactory electronic properties ([@R3]--[@R5], [@R9]). Therefore, the integration of high-quality dielectrics with BP is an important scientific and technological challenge. Another unique property of BP is its anisotropic properties due to the highly asymmetric effective mass, which enables the use of the lower effective carrier mass transport along the armchair direction for better performance transistors ([@R4]). Moreover, saturation velocity plays a substantial role in determining device performance especially in short-channel transistors, and hole saturation velocity in conventional semiconductors and 2D transition metal dichalcogenides is typically much lower than that of electrons. High hole saturation velocity in BP 2D semiconductors is vital for realizing high-performance optoelectronics and electronics ([@R11]). However, very few studies of saturation velocity in short-channel BP FETs have been reported to date despite the importance in fundamental and practical application.

In this work, we introduce an ultrathin high-*k* HfLaO as the back gate dielectric to increase the electrostatic doping and improve the interface quality. The equivalent oxide thickness of the HfLaO dielectric in this work is around 2.7 nm. The application of −4 V back gate (*V*~bg~) voltage induces a much higher carrier density of 2.1 × 10^13^ cm^−2^ than those using the typical SiO~2~, owing to the combination of high-*k* property and excellent dielectric breakdown property. The high carrier density results in an increase of electrostatic doping of BP underneath the metal contact with a lower Schottky barrier, which facilitates the hole injections from the source metal into the channel that results in a reduced *R*~c~. The minimal *R*~c~ of 0.7 kilohm·μm and the maximum drain current of 1.2 mA/μm for the 100-nm channel length BP device are obtained at room temperature. Furthermore, the drain current increases to around 1.6 mA/μm at 20 K when ballistic transport is effectively realized. In addition, we extract a saturation velocity of 1.5 × 10^7^ cm/s at room temperature, which outperforms silicon and other layered 2D semiconductors and reaches the highest value for hole saturation velocity.

RESULTS AND DISCUSSION
======================

Device fabrication
------------------

We mechanically exfoliated layered BP flakes from bulk crystal (smart elements) and then transferred them onto a p^++^ Si substrate covered with HfLaO dielectric layer. The dielectric constant of the HfLaO film is 26 (figs. S1 to S3). The schematic view of the dual-gated devices in this work is shown in [Fig. 1A](#F1){ref-type="fig"}. The channel region is defined by electron beam lithography and followed by a 20-nm Ni/60-nm Au metal stack by electron beam evaporation as source and drain electrodes. The BP flakes were identified by a combination of optical microscopy and atomic force microscopy (AFM) with typical thickness around 12.5 nm, as shown in [Fig. 1B](#F1){ref-type="fig"}. Raman spectra on the 12.5-nm-thick BP flake with the excitation laser polarized along three different directions are shown in the left panel of [Fig. 1C](#F1){ref-type="fig"}. The three characteristic Raman modes, A^1^~g~, B~2g~, and A^2^~g~, can be observed, corresponding to the out-of-plane vibration along the *z* axis (\~361 cm^−1^), in-plane vibration along the *y* axis (zigzag) (\~438 cm^−1^), and armchair (\~466 cm^−1^) directions along the *x* axis, respectively ([@R4], [@R5]). As shown in the A^2^~g~/A^1^~g~ intensity ratio in 180° rotation of the sample in the right panel of [Fig. 1C](#F1){ref-type="fig"}, it is clear that the intensity ratio reaches the maximum and minimum values when the laser polarization is parallel to the *x* (armchair) and *y* (zigzag) directions, respectively, consistent with the anisotropy of BP ([@R4]). [Figure 1D](#F1){ref-type="fig"} shows a typical scanning electron microscopy (SEM) image of the fabricated BP transistors, with a channel length of 100 nm in this work. To achieve the best performance, we aligned the metal contact to the zigzag crystal direction of the BP flake to achieve the electronic transport in the channel along the armchair direction ([@R4]).

![Characterization of the device structure.\
(**A**) Schematic of a back-gated BP on an HfLaO substrate with top Ni/Au source and drain electrodes. (**B**) BP flake with a measured thickness of 12.5 nm by AFM. Inset of (B), AFM image of the few-layer BP devices. Scale bar, 2 μm. (**C**) Polarization-resolved Raman spectrum of the BP flake. The left image shows three spectra obtained from an individual flake in different orientations. The right image shows the orientation-dependent A^2^~g~/A^1^~g~ peak intensities. (**D**) Representative false-colored SEM image of the BP transistors. AC and ZZ stand for the armchair and zigzag directions, respectively. Scale bar, 1 μm. a.u., arbitrary units.](aau3194-F1){#F1}

Temperature-dependent transport properties of BP transistors
------------------------------------------------------------

[Figure 2A](#F2){ref-type="fig"} shows the well-behaved output characteristics of BP FETs with the 100-nm channel length at room temperature. A maximum drain current (*I*~dmax~) of 1.2 mA/μm is realized at *V*~d~ = −2.5 V and *V*~bg~ = −4 V, which is the highest on-current density reported for BP transistors at room temperature to date, to the best of our knowledge ([@R12], [@R13]). As shown in [Fig. 2B](#F2){ref-type="fig"}, a record-high *I*~dmax~ of 1.6 mA/μm is obtained at *V*~d~ = −2.5 V and *V*~bg~ = −5 V at 20 K, which is the highest current reported thus far for all 2D semiconductor materials ([@R12], [@R13]). The corresponding transfer characteristics for the same BP device are shown in fig. S4 (A and B). Contact resistance *R*~c~ is extracted using the transfer length method, and the result is shown in fig. S5A. In addition, the Schottky barrier height of metal-BP contacts shows a strong back gate dependence, and a very small contact resistance can be achieved at higher doping densities from the back gate voltage (fig. S5, A and B). The details of the carrier injection mechanism are shown in fig. S5 (C to E). The gate voltage of the minimum drain current (*V*~min~) for BP on the HfLaO dielectric substrate remains the same as the temperature decreases from 300 to 20 K, as shown in [Fig. 2C](#F2){ref-type="fig"}, suggesting minimal interface trap charges between the BP flake and the HfLaO dielectric. This can be further confirmed by plotting the difference of threshold voltage during double sweeps at different temperatures, as shown in [Fig. 2D](#F2){ref-type="fig"}, showing that the gate voltage hysteresis is independent of temperature. The weak temperature dependence of the *V*~min~ and hysteresis indicates reduced interface trap densities and charge inhomogeneities ([@R14], [@R15]).

![Transport properties of a BP transistor at low temperature.\
(**A**) Output characteristics of the BP device with a channel length of 100 nm at 300 K. (**B**) Output characteristics of the same device at 20 K. (**C**) Transfer characteristics of the 100-nm device for BP on HfLaO at different temperatures. (**D**) Hysteresis values of the 100-nm device for BP on HfLaO as a function of temperature.](aau3194-F2){#F2}

Saturation velocity in BP FETs
------------------------------

We assume that the electric field and charge are uniform along the channel and ignore the drain-induced barrier-lowering effect. In this case, the carrier velocity 𝜐~d~ across the channel can be derived by$$\upsilon_{d} = \frac{I_{d}}{W \mid Q \mid} = \frac{I_{d}}{WC_{g} \mid V_{\text{gs}} - V_{t} - \mathit{V}_{d}^{\prime}/2 \mid}$$where *V*~gs~ is the gate-to-source voltage, *V*~t~ is the threshold voltage, and $\mathit{V}_{d}^{\prime}$ is the intrinsic drain-to-source voltage ([@R16], [@R17]). The lateral field can be calculated by$$F = \frac{\mathit{V}_{d}^{\prime}}{L} = \frac{V_{d} - 2I_{d}R_{c}}{L}$$where contact resistance *R*~c~ was measured at various carrier densities using the transfer length method, as shown in fig. S4. To obtain saturation velocity 𝜐~sat~, we fit velocity data in [Fig. 2A](#F2){ref-type="fig"} to the Caughey-Thomas model$$\upsilon_{d} = \frac{\mu F}{\left\lbrack 1 + \left( \frac{\mu F}{\upsilon_{\text{sat}}} \right)^{\gamma} \right\rbrack^{1/\gamma}}$$where μ is the mobility derived from the slope of 𝜐~d~ versus *F*, and γ and 𝜐~sat~ are two free-fitting parameters ([@R16], [@R17]). We found that the value of γ changes with temperature and carrier density ranging from 0.7 to 1.8. It is clear that the fitting curves (solid line) agree well with the experimental data (scatters) at 300 and 20 K, as shown in [Fig. 3A](#F3){ref-type="fig"}. [Figure 3B](#F3){ref-type="fig"} shows the extracted saturation velocity versus temperature at various carrier densities. As expected, saturation velocity increases with lower carrier density, up to 1.5 × 10^7^ cm/s at a hole density of −1.1 × 10^12^ cm^−2^. In addition, saturation velocity increases with decreasing temperature because of the lower optical phonon occupation ratio at low temperature, in agreement with previous studies on BP ([@R11]). [Figure 3C](#F3){ref-type="fig"} benchmarks the hole saturation velocity of BP FETs in this work with monolayer WSe~2~ (p-type) as well as other common p-type bulk semiconductors ([@R11], [@R18]--[@R22]). BP exhibits the highest hole saturation velocity among all semiconductors. High *V*~sat~ and a decent bandgap of thin BP films provide the potential for BP as a promising 2D material for future high-speed electronic and optoelectronic applications.

![Saturation velocity of BP FETs.\
(**A**) Drift velocity as a function of transverse electric field in the channel for the 100-nm channel length BP device at 300 and 20 K. Scatters are experimental data; solid lines are fits to and extrapolation from [Eq. 4](#E4){ref-type="disp-formula"}. (**B**) Extracted saturation velocity versus temperature at various hole densities. (**C**) Comparison of hole saturation velocity as a function of bandgap for different materials at room temperature.](aau3194-F3){#F3}

Theoretical modeling of ballistic transport in BP FETs
------------------------------------------------------

To better understand the carrier transport in the short-channel BP devices, we adopted the MIT Virtual Source (MVS) model to extract the transport parameters ([@R23]). The model was developed on the basis of the Landauer theory and has been successfully used in describing quasi-ballistic transport in many types of nanoscale transistors ([@R23]--[@R25]). According to the model, the saturation drain current (i.e., on current) of a nanoscale transistor can be expressed by$$I_{d} = WQ_{x0}F_{\text{sat}}\nu_{x0}$$where *W* is the device width, *Q*~*x*0~ and *v*~*x*0~ are carrier density and saturation injection velocity at the virtual source point (*x*~0~), respectively, and *F*~sat~ is a semiempirical function to model the transition from the saturation region to the linear region. The ballistic limit injection velocity *v~T~* = (2*k~B~T*/π*m*\*)^1/2^, where *m*\* is the effective mass.

[Figure 4A](#F4){ref-type="fig"} shows the modeling results of the output *I*-*V* curves under room temperature, which agree well with experimental data. The extracted ballistic efficiency *B*~sat~ of the fabricated 100-nm device is as high as 36.3%. To further investigate the potential of the near-ballistic transport of our devices, we show the electronic transport results at 20 K in [Fig. 4B](#F4){ref-type="fig"}. The extracted *B*~sat~ and *v*~*x*0~ for the fabricated 100-nm device are 79.4% and 1.0 × 10^7^ cm/s, respectively, which are the record values for transistors based on 2D semiconductor materials so far. With the obtained device parameters, model predictions for devices shorter than 100 nm at 300 and 20 K are shown in [Fig. 4C](#F4){ref-type="fig"}. The *B*~sat~ increases as the channel length decreases, indicating less channel scattering events are involved in shorter channel length devices, thus resulting in higher ballistic efficiency. Compared with results at 300 K, much larger *B*~sat~ can be achieved in short-channel devices at 20 K, which are very close to the ballistic limit, where theoretical modeling shows that full ballistic transport can be achieved once the channel length is scaled down to 10 nm. Furthermore, the ballistic ratio of BP FETs at 300 K is always higher than that of Si metal oxide semiconductor FETs (MOSFETs) at the same channel length, as shown in [Fig. 4C](#F4){ref-type="fig"} ([@R26], [@R27]). Thus, our results indicate the remarkable potential of the BP-based transistors for future high-performance, high-frequency applications.

![Ballistic simulation of BP FETs.\
Comparison of the (lines) MVS model fit and (symbols) measured data for the *I*~d~-*V*~d~ characteristics in [Fig. 2](#F2){ref-type="fig"}. (**A**) 300 K. (**B**) 20 K. (**C**) Benchmark of ballistic efficiency in this work with Si planar MOSFETs.](aau3194-F4){#F4}

CONCLUSIONS
===========

In summary, we have demonstrated ballistic transport of few-layer BP FETs with HfLaO dielectrics as the back gate substrate and performed theoretical modeling to gain insight into ballistic transport mechanisms. A record-high on-current density of 1.2 mA/μm at 300 K and 1.6 mA/μm at 20 K is achieved, which is mainly attributed to the high-quality HfLaO films, the excellent interface between HfLaO and BP, and the ultrahigh electrostatic doping to form low *R*~c~. A record-high field hole saturation velocity of BP FETs of 1.5 × 10^7^ cm/s at 300 K can be obtained. The ballistic transport behavior of the BP short-channel device is assessed by the MVS model, demonstrating a ballistic efficiency of 79.4% at 20 K. All these results make few-layer BP a very promising candidate material for future applications in high-speed electronics and optoelectronics.

MATERIALS AND METHODS
=====================

Back-gated devices
------------------

The HfLaO layer was deposited by an atomic layer deposition system (Beneq TFS 200) at 300°C. Hf\[N(CH~3~)(C~2~H~5~)\]~4~ and La((^i^Pr~2~N)~2~CH)~3~ were used as precursors for HfO~2~ and La~2~O~3~, respectively, and ozone (O~3~) served as oxygen source. The cycle ratio of HfO~2~ and La~2~O~3~ is 8:1. The Hf and La precursor pulse times were both 0.5 s. The purge time of each precursor was 10 s. The O~3~ pulse time and purge time were both 1 s. Pure N~2~ (99.999%) was used as carrier gas and purge gas. The HfLaO films were annealed at 500°C for 30 s in N~2~. Few-layer BP flakes were mechanically exfoliated from the purchased natural bulk BP (Smart-elements) onto an HfLaO/p^++^ Si wafer in a glove box, where the oxygen and water contents are always kept below 0.1 parts per million. All samples were sequentially cleaned by acetone and isopropyl alcohol to remove any scotch tape residue. Then, poly(methyl methacrylate) resist was spin coated on the surface of the samples in the glove box where the samples were stored in between the process steps. Other fabrication process steps included electron beam evaporation and electron beam lithography, which are mostly carried out in a high-vacuum environment with minimal transfer time in between the process steps due to the air-sensitive nature of the BP material. After defining the source/drain (S/D) area by electron beam lithography, the S/D electrode metal was deposited by electron beam evaporation of Ni/Au (20/60 nm). No annealing was performed after the deposition of the metal contacts. The electrical characterization was carried out in a lakeshore cryogenic probe station under \<10^−5^ torr using an Agilent B1500A parameter analyzer.
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